Sunny Cove Microarchitecture: A Peek At the Back End

One of the best parts when a new microarchitecture is announced is learning how it all works and how it has changed. Intel has been on close variants of the Skylake core since Skylake first launched in 2015, which has carried through Kaby Lake, Coffee Lake, and Coffee Lake refresh – and so getting an update to his old core design is more than welcome. While I applaud Intel for getting something new to put in front of our faces, the level of information was unfortunately less than complete. For reasons of ‘we’ll discuss more nearer the launch’, Intel was only set on discussing the back end of the microarchitecture design in any detail. In core design parlance, this means everything beyond the dispatch and order queues.

Intel framed its microarchitecture updates into two different sections: general purpose performance increases and special purpose performance increases. The company described the general purpose updates essentially as raw IPC (instructions per clock) throughput or an increase in frequency. An increase in either of these two leads to a performance increase no matter the code, at least as long as it is compute bound. Frequency is often a function of the implementation and process, whereas IPC increases can come from cores being wider (more executing instructions per clock), deeper (more parallelism per clock), and smarter (better data delivery through the front end).

The other type of performance increase is the special purpose kind, which means that certain workloads used in specific scenarios can be improved through additional acceleration methods, such as dedicated IP or specialized instructions.

Sunny Cove is set to have both.

On the back end of the microarchitecture design, Intel has done several things including increasing cache sizes, making the execution of the core wider, increasing L1 store bandwidth, and other things.

Starting with the cache improvements, the Sunny Cove core back end has a 48 KB L1 Data cache, upgraded from 32 KB. Normally cache misses decrease by a factor of a square root of the proportional size when the cache is increased, so in this case we should expect a 22% reduction in L1-Data cache misses. We are told that the L2 cache size has also been increased in both the Core and Xeon variants of Sunny Cove (256 KB and 1 MB respectively), although to exactly what size will be revealed at a later date.

While not back-end, the micro-op (uOp) cache has increased from a 2048-entry design, although exactly to what Intel is not saying at this point. The second level TLB size has also increased, which will help with machine address translation of recent addresses – normally this is increased when more lookups need to be kept and stored, which means that Intel identified a number of use cases where recent addresses had been evicted shortly before being needed.

From the diagram we can see some other changes, such as the increase in execution ports from eight to ten, allowing more instructions to come out of the schedulers at one time. Port 4 and Port 9 is linked to a cycling data store, doubling that bandwidth, but also the AGU store capabilities have doubled, for which the increased L1-D size will help. Previously on Skylake there was a potential bottleneck when all three AGUs could attempt a store, however only enough bandwidth was present for one per clock cycle. Load performance is unaffected.  There is also an allocation increase, moving from four to five. This means that the dispatch out of the reorder buffer can now hit five instructions per cycle, rather than four – however given that the ops/cycle out of the Skylake decoders and uOp cache was four-to-five (depending on certain factors), it will be interesting to see how the front end has changed as a result.

There are also substantial changes in the execution ports between Skylake and Sunny Cove, which is best represented in a diagram and a table:

Back-End Execution Resources
Skylake Port Sunny Cove
Integer
  JMP Shift ALU 0 ALU LEA Shift JMP
    LEA ALU 1 ALU LEA Mul iDIV
  Mul LEA ALU 5 ALU LEA MulHi  
  JMP Shift ALU 6 ALU LEA Shift JMP
Vector / FP
fpDIV Shift ALU FMA 0 FMA ALU Shift fpDIV
  Shift ALU FMA 1 FMA ALU Shift Shuffle
  Shuffle ALU FMA 5 FMA ALU Shuffle  

The parts highlighted in bold are different in the Sunny Cove core.

We see that Intel has equipped the Integer section of the core with more LEA units to help with memory addressing calculations, possibly to help improve performance loss with security mitigations that require frequent memory calculations or to help with high-performance array code with constant offsets. Port 1 gets the Mul unit from Skylake Port 5, probably for rebalancing purposes, but there is also an integer divider unit here. This addition is a bit of a tweak, as we know that Cannon Lake has a 64-bit IDIV unit in its design as well. In that case it brings 64-bit integer division down from 97 clocks (a mix of instructions) down to 18 clocks, and this is likely something similar. Also on the INT side is that Port 5’s multiply unit has become a ‘MulHi’ unit which in other implementations leave most-significant nibble of the result in a register for further use. I'm not sure exactly what its position is here in the Sunny Cove core though.

On the FP side, Intel has increased the shuffle resources, which we are told was because they had customers requesting this functionality to help remove bottlenecks in their code. Intel didn’t state the capabilities for the FMAs in the FP part of the core, however we do know that the core has an AVX-512 unit, so at least one of these FMAs should interface with it. Cannon Lake only has one 512-bit FMA, and that most likely carries over here, and the Xeon Scalable version might get two. I would like to get proved wrong though.

Other updates to the core as listed from Intel include improvements to the branch predictor and a reduced ‘effective load latency’ (due to the TLB and L1-D), although it was pointed out that these improvements won’t help everyone, and might require new algorithms in order to use specific parts of the core.

We’re waiting to see what changes Intel has made on the front-end, which is where a lot of low-hanging fruit often lies for performance.

On top of the microarchitecture differences, there are new instructions for the Sunny Cove core to help speed up specialist compute tasks. With the AVX-512 unit in play, the new core will support IFMA instructions for big arithmetic compute, and which are also useful in cryptography. Along the same lines, Vector-AES (supporting more AES concurrently) and Vector Carryless Multiply are also supported. SHA and SHA-NI instructrions are also added, along with Galois Field instructions, which are fundamental building blocks in some elements of cryptography as well.

For Sunny Cove, there is also built-in support for larger memory capacities. The paging table for main memory is now a five layer design, up from four layers, supporting a Linear Address space up to 57 bits and a physical address space up to 52 bits. This means, according to Intel, that the server processors could theoretically support 4 TB of memory per socket. We will see Sunny Cove hit the market in the server space with Ice Lake-SP in 2020 according to Intel’s previous Xeon roadmaps.   For security, Sunny Cove has access to Multi-Key Total Memory Encryption, and User Mode Instruction Prevention.

So where does this leave us in terms of Sunny Cove predicted performance compared to Skylake at a clock for clock level? Unfortunately we don’t have enough information. There is only enough to whet the appetite. Intel wants you (and me) to come back for more in 2019.

The CPU Core Roadmaps The Next Generation Gen11 Graphics: Playable Games and Adaptive Sync!
POST A COMMENT

149 Comments

View All Comments

  • ajc9988 - Thursday, December 13, 2018 - link

    advertising dollars keep the lights on and pay the salaries of the authors of these articles. Without ads, you don't get to read the content for pleasure, and then it all is a moot point, now isn't it. With that said, could you give constructive criticism on how they could make it less intrusive while still accomplishing the same goal? Reply
  • StrainedDig4 - Thursday, December 13, 2018 - link

    I cannot read a thing when the text is partially blocked by a video Ad. I will simply read elsewhere. They need add dollars and that is more important than my reading their article, obviously. Thanks for your input. Reply
  • davidefreeman - Friday, December 14, 2018 - link

    I've never had that problem before, and I keep ads unblocked on Anandtech to support them. Did you try refreshing the page? Reply
  • FunBunny2 - Friday, December 14, 2018 - link

    "Without ads, you don't get to read the content for pleasure, and then it all is a moot point, now isn't it."

    the 'advert business model' is a crock and scam. always has been. at least in print media, everyone who 'clicks' on the newspaper or magazine has to pass over, at least, the advert. with the innterTubes, the adverts not only steal more and more of the screen, but definitely slow down the process.

    and here's what the proponents of the advert business model keep denying: those that block adverts won't interact with them at all. neither the page owner nor the advert buyer actually lose a 'real' customer. the page owners are scamming the advert buyers with 'eyeballs' metric. it means nothing but the buyers are too stupid, or scared, to insist on metrics that measure actual $$$ they earn from clicks. the page owners won't do that because it will reveal that innterTube adverts are of negative infinity value.
    Reply
  • FunBunny2 - Thursday, December 13, 2018 - link

    I wonder how much longer the 'if we build it, they will buy' mantra works? do all those cube dwellers in MegaCorpUSA play high requirement games all day long? Reply
  • tommybobberson - Friday, December 14, 2018 - link

    could someone tell me what they mean by IP in the first qna question please? Reply
  • ajc9988 - Friday, December 14, 2018 - link

    IP = Intellectual Property. This covers Patents, Copyright, Trademarks, and potentially trade secrets (this is things like processes, etc., that they cannot receive other protections for or that they choose not to patent because there is a time clock after which it falls into public domain, so keeping it secret can potentially allow for longer protection periods).

    THIS IS NOT LEGAL ADVICE. IF YOU NEED LEGAL ADVICE, PLEASE SEEK THE ADVICE OF COUNSEL WITHIN YOUR JURISDICTION. THIS IS GENERAL LEGAL INFORMATION, IS PRESENTED AS IS AND WITH ALL FAULTS.
    Reply
  • tommybobberson - Friday, December 14, 2018 - link

    Also, could i know what embargo they were talking about in the second last slide? Reply
  • ajc9988 - Friday, December 14, 2018 - link

    The slide is just marked as under embargo until the contractual embargo of information is lifted. During the presentation, there was an embargo that lifted like hours or a day after the conference. Nothing to really be concerned about. Reply
  • tommybobberson - Friday, December 14, 2018 - link

    oh i see, thanks for the reply. though I was hoping it would be something about their products :P Reply

Log in

Don't have an account? Sign up now